1/2






Fig.2.





PLL = Phase Lock Loop Frequency Synthesiser DDS = Direct Digital Synthesiser

'I' = In-Phase

'Q' = Quadrature